



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/553,790	10/19/2005	Francesco Pessolano	NL030397US1	4003
65913	7590	11/25/2008	EXAMINER	
NXP, B.V.			KING, JOHN B	
NXP INTELLECTUAL PROPERTY DEPARTMENT			ART UNIT	PAPER NUMBER
M/S41-SJ				4148
1109 MCKAY DRIVE				
SAN JOSE, CA 95131				
NOTIFICATION DATE		DELIVERY MODE		
11/25/2008		ELECTRONIC		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/553,790	PESSOLANO, FRANCESCO	
	<b>Examiner</b>	<b>Art Unit</b>	
	JOHN B. KING	4148	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 19 October 2005.  
 2a) This action is FINAL.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-7 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-7 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 19 October 2005 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |                                                                                                                                     |                                                                   |
|-------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                                         | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                                | Paper No(s)/Mail Date. _____ .                                    |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date <u>10-19-2005</u> . | 5) <input type="checkbox"/> Notice of Informal Patent Application |
|                                                                                                                                     | 6) <input type="checkbox"/> Other: _____ .                        |

### **DETAILED ACTION**

1. The instant application having Application No. 10553790 filed on October 19, 2005 is presented for examination by the examiner.

#### ***Oath/Declaration***

2. The applicant's oath/declaration has been reviewed by the examiner and is found to conform to the requirements prescribed in **37 C.F.R. 1.63**.

#### ***Information Disclosure Statement***

3. The information disclosure statement (IDS) submitted on 10/19/2005 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

#### ***Drawings***

4. The applicant's drawings submitted are acceptable for examination purposes.

#### ***Specification***

5. The following guidelines illustrate the preferred layout for the specification of a utility application. These guidelines are suggested for the applicant's use.

### **Arrangement of the Specification**

As provided in 37 CFR 1.77(b), the specification of a utility application should include the following sections in order. Each of the lettered items should appear in

upper case, without underlining or bold type, as a section heading. If no text follows the section heading, the phrase “Not Applicable” should follow the section heading:

- (a) TITLE OF THE INVENTION.
- (b) CROSS-REFERENCE TO RELATED APPLICATIONS.
- (c) STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT.
- (d) THE NAMES OF THE PARTIES TO A JOINT RESEARCH AGREEMENT.
- (e) INCORPORATION-BY-REFERENCE OF MATERIAL SUBMITTED ON A COMPACT DISC.
- (f) BACKGROUND OF THE INVENTION.
  - (1) Field of the Invention.
  - (2) Description of Related Art including information disclosed under 37 CFR 1.97 and 1.98.
- (g) BRIEF SUMMARY OF THE INVENTION.
- (h) BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING(S).
- (i) DETAILED DESCRIPTION OF THE INVENTION.
- (j) CLAIM OR CLAIMS (commencing on a separate sheet).
- (k) ABSTRACT OF THE DISCLOSURE (commencing on a separate sheet).
- (l) SEQUENCE LISTING (See MPEP § 2424 and 37 CFR 1.821-1.825. A “Sequence Listing” is required on paper if the application discloses a nucleotide or amino acid sequence as defined in 37 CFR 1.821(a) and if the required “Sequence Listing” is not submitted as an electronic document on compact disc).

***Claim Rejections - 35 USC § 112***

6. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

7. **Claims 3 and 5** are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

8. **Claim 3** recites the limitation "the combinatorial circuits" in lines 2 and 7. There is insufficient antecedent basis for this limitation in the claim. For the purposes of examination of this application the examiner will interpret the terms "combinatorial circuits" and "combinatorial logic circuits" as the same.

9. **Claim 3** recites the limitation "the electronic circuit" in line 4. There is insufficient antecedent basis for this limitation in the claim. For the purposes of examination of this application the examiner will interpret the terms "electronic circuit" and "electronic circuit device" as the same.

10. **Claim 5** recites the limitation "the electronic circuit" in line 5. There is insufficient antecedent basis for this limitation in the claim. For the purposes of examination of this application the examiner will interpret the terms "electronic circuit" and "electronic circuit device" as the same.

#### ***Claim Rejections - 35 USC § 102***

11. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

12. **Claims 1, 5 and 7** are rejected under 35 U.S.C. 102(b) as being anticipated by Thüringer et al. (US 6498404 B1), published December 24, 2002 hereinafter referred to as Thüringer.

As per claim 1, Thüringer discloses an electronic circuit device for executing operations dependent on secret information, the electronic circuit device, comprising: power supply connections (**col. 1 lines 28-32 and col. 2 lines 28-30, Thüringer teaches the use of power supplies.**); a processing unit [**circuit arrangement**] comprising a plurality of processing circuits for use in execution respective parts of the operations dependent on the secret information (**col. 1 lines 45-52, Thüringer teaches a circuit arrangement for performing security-relevant operations where the security-relevant operations involve processing secret information as indicated in col. 2 lines 62-67 through col. 3 lines 1-6. Thüringer, Figure 2, discloses a plurality of processing circuits such as the AND gates.**), the processing circuits being fed from the power supply connections (**Figure 2, Thüringer teaches having a set of AND gates. It is inherent that the AND gates are connected to the power supply in order for the circuit to work.**); an activity monitor circuit coupled to receive pairs of processing signals coming into and out of respective ones of the processing circuits (**Figure 2, Thüringer teaches a circuit that takes in a pair of signals and then outputs a pair of signals after processing. Thüringer, col. 2 lines 39-45, discloses the inputting and outputting of Figure 2.**), the activity monitor circuit being arranged to derive activity information derived from each pair of processing signals (**col. 2 lines 47-60, Thüringer teaches the circuit determining if the incoming logic signals are high or low.**), and to derive from the activity information a combined activity signal indicative of a sum of power supply currents that will be consumed by the processing circuits dependent on the processing signals (**col. 1 lines 46-65, Thüringer teaches**

**the load circuit being controlled by what happens in the other parts of the circuit device.** Thüringer, col. 1 lines 46-52, teaches that the load circuit produces a current to be complementary to the rest of the circuit. Therefore, the load current is being added to the current that the remainder of the circuit is using to prevent third parties from determining the secret information by measuring the power consumed by the device.); a current drawing circuit connected to the power supply connections and controlled by the activity monitor circuit to draw a cloaking current controlled by the combined activity signal (col. 1 lines 28-38, Thüringer teaches having a load circuit connected to the power supply to mask the measurable power consumption. Thüringer, col. 1 lines 46-65, teaches the load circuit being complementary to the other parts of the circuit. The AND gates process the incoming signals to generate the complement to be used to control the load circuit.), so that power supply current variations dependent on the secret information are cloaked in a combination of the cloaking current and current drawn by the processing circuits (col. 1 lines 46-52, Thüringer teaches that the load circuit produces a current to be complementary to the rest of the circuit. Therefore, the load current is being added to the current that the remainder of the circuit is using.)

As per claim 5, Thüringer discloses an electronic circuit device according to claim 1 [See rejection to claim 1 above], having a trigger input coupled to the current drawing circuit (Thüringer, Figure 3 and col. 3 lines 17-23, teaches having a voltage signal, V, connected to the switching transistors to control the load resistors.).

arranged to enable drawing of the cloaking current only upon receiving a trigger signal that triggers or accompanies execution of a secret information dependent process in the electronic circuit (**Thüringer, Figure 3 and col. 3 lines 17-23, teaches having transistors connected to the load circuit resistors. Therefore, the load current will only be drawn when the transistors are switched on, when the voltage V signal is high.**)

As per claim 7, Thüringer discloses a method of executing operations dependent on secret information in an electronic circuit, the method comprising: supplying power supply current to processing circuits (**col. 1 lines 28-32 and col. 2 lines 28-30, Thüringer teaches the use of power supplies.**); executing respective parts of operations that dependent on the secret information using the processing circuits (**col. 1 lines 45-52, Thüringer teaches a circuit arrangement for performing security-relevant operations where the security-relevant operations involve processing secret information as indicated in col. 2 lines 62-67 through col. 3 lines 1-6.**); receiving pairs of processing signals coming into and out of respective ones of the processing circuits (**Figure 2, Thüringer teaches a circuit that takes in a pair of signals and then outputs a pair of signals after processing. Thüringer, col. 2 lines 39-45, disclose the inputting and outputting of Figure 2.**); deriving activity information from each pair of processing signals (**col. 2 lines 47-60, Thüringer teaches the circuit determining if the incoming logic signals are high or low.**), deriving from the activity information a combined activity signal indicative of a sum of power supply currents that will be consumed by the processing circuits dependent on

the processing signals (**col. 1 lines 46-65, Thüringer teaches the load circuit being controlled by what happens in the other parts of the circuit device.** Thüringer, col. 1 lines 46-52, Thüringer teaches that the load circuit produces a current to be complementary to the rest of the circuit. Therefore, the load current is being added to the current that the remainder of the circuit is using. Thüringer, col. 1 lines 33-37, also teaches that the measure power consumption will be the combination of the power drawn by the data processing device and the excess power drawn by the load circuit.); drawing a cloaking current controlled by the combined activity signal (**col. 1 lines 28-38, Thüringer teaches having a load circuit connected to the power supply to mask the measurable power consumption.** Thüringer, col. 1 lines 46-65, teaches the load circuit being complementary to the other parts of the circuit. The AND gates process the incoming signals to generate the complement to be used to control the load circuit.), and combining that cloaking current with current drawn by the processing circuits so that power supply current variations dependent on the secret information are cloaked in the combination of the cloaking current and current drawn by the processing circuits (**col. 1 lines 46-52, Thüringer teaches that the load circuit produces a current to be complementary to the rest of the circuit. Therefore, the load current is being added to the current that the remainder of the circuit is using.**)

***Claim Rejections - 35 USC § 103***

13. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

14. **Claims 2-4** are rejected under 35 U.S.C. 103(a) as being unpatentable over Thüringer in view of NPL by Patterson et al. (Computer Architecture : A Quantitative Approach) pages 134-135 published in 1995, hereinafter referred to as Patterson.

As per claim 2, Thüringer discloses an electronic circuit device according to claim 1 [See rejection to claim 1 above]. Thüringer also discloses having combinatorial logic circuits to generate a pair of signals to use for a load circuit to mask the power supply consumption.

However, Thüringer does not specifically teach having a clock or registers.

Thüringer does teach that the "concepts can be realized independently of the construction of the logic (synchronous or asynchronous circuit technique)" (**col. 3 lines 32-34**).

It would have been obvious to one of ordinary skill in the art at the time of the invention to know that a synchronous circuit technique involves the use of a clock (**col.**

**3 lines 32-34, Thüringer teaches the use of a synchronous circuit, which involves a clock.)**

Furthermore, Patterson discloses the processing unit comprises a clock circuit (pages 134-135, Patterson teaches having a clock.), combinatorial logic circuits and registers clocked by the clock circuit and connected between respective parts of the combinatorial logic circuits (Figure 3.4, Patterson teaches a processor instruction datapath being pipelined and adding a set of registers between each pair of pipeline stages. Patterson also teaches that every pipeline stage is active on each clock cycle. Therefore, the registers must also be controlled by the clock because the values in the registers can change after each pipeline stage.), the pairs of processing signals comprising pairs of input and output signals of the registers (Figure 3.4, Patterson teaches a set of registers. Each register has a set of signals coming into and going out of the register.), the current drawing circuit being arranged to adjust a value of the cloaking current dependent on the activity of the registers at instants synchronized by the clock circuit (Thüringer, Figure 3 and col. 3 lines 17-25, teaches using a computing element, and monitoring this computing element, to generate the complementary loading current used to mask the measurable power consumption. It is well known in the art that registers are computing elements. Patterson, pages 134-135, teaches using registers as computing elements.)

Thüringer and Patterson are analogous art because they are from the same field of endeavor of using computer circuitry to perform a set of instructions.

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Thüringer's teachings with the teachings of Patterson because adding the registers between the different combinatorial logic circuits is helpful to transfer data from one combinatorial logic circuit to the next (**Patterson, Figure 3.4, teaches the use of the pipeline registers.**)

As per claim 3, Thüringer in view of Patterson discloses an electronic circuit device according to claim 2 [**See rejection to claim 2 above**], organized as a pipe-line of successive parts of the combinatorial circuits (**Thüringer, Figure 3, teaches the use of a pipe-line. The layout of the circuit is such that the output from one set of circuits is the input into another set of circuits and this constitutes a pipe-line.**), each pair of successive parts coupled via a respective one or respective ones of the registers (**Patterson, Figure 3.4, teaches a processor instruction datapath being pipelined and adding a set of registers between each pair of pipeline stages.**), the electronic circuit (**Thüringer, Figures 1-3, teach an electronic circuit.**), comprising: a plurality of activity monitor circuits (**Thüringer, Figures 2-3, teach a set of circuits that are used to monitor the activity (logic high or low) of the incoming signals and generate a load current to mask the measurable power consumption.**), each coupled to receive pairs of input and output signals of the respective one or ones of the registers between a respective pair of successive parts of the combinatorial circuits (**Figure 3.4, Patterson teaches a set of registers between each pipeline stage. Each stage in the pipeline is comprised of a set of combinatorial circuits. Each register has a set of signals coming into and going out of the register.**), and to

derive a combined activity signal from the pairs of input output signals (**Thüringer, col. 2 lines 47-60, teaches the circuit determining if the incoming logic signals are high or low.** Thüringer, col. 1 lines 46-65, also teaches the load circuit being controlled by at least part of the data processing device. As shown in Thüringer Figure 3, the signals that are processed by the data processing device are sent to the circuit arrangement of Figure 2 to generate the complement which is later used to control the load circuit to mask the measurable power consumption.); a plurality of current drawing circuits connected to the power supply connections (**Thüringer, Figure 2, discloses a plurality of processing circuits such as the AND gates. It is inherent that the AND gates are connected to the power supply in order for the circuit to work.**), each controlled by a respective one of the activity monitor circuits to draw a cloaking current controlled by combined activity signal derived by that respective one of the activity monitor circuits (**Thüringer, col. 1 lines 46-65, teaches the load circuit being controlled by at least part of the data processing device. As shown in Thüringer Figure 3, the signals that are processed by the data processing device are sent to the circuit arrangement of Figure 2 to generate the complement which is later used to control the load circuit to mask the measurable power consumption.**)

As per claim 4, Thüringer in view of Patterson discloses an electronic circuit device according to claim 3 [**See rejection to claim 3 above**], arranged to activate the current drawing circuits in selected clock cycles (**Thüringer, col. 1 lines 28-33 and col. 1 lines 46-65, teach using a load circuit during security-relevant operations to**

**mask the measurable power supply. Patterson, page 134, teaches executing every stage in the pipeline during each clock cycle. Thüringer, col. 3 lines 32-34, also teaches the use of a clock.), when the corresponding pipe-line stages process secret information (Thüringer, col. 1 lines 28-33, teaches using the load circuit to mask the measurable power consumption at least during security-relevant operations where the security-relevant operations involve processing secret information as indicated in col. 2 lines 62-67 through col. 3 lines 1-6. Patterson, pages 134-135 and Figure 3.4, teaches the use of pipeline stages.)**

15. **Claim 6** is rejected under 35 U.S.C. 103(a) as being unpatentable over Thüringer.

As per claim 6, Thüringer discloses an electronic circuit device according to claim 1 [See rejection to claim 1 above], comprising a reference current pattern generator, the current drawing circuit being arranged to adjust the value of the cloaking current so that the combination of the cloaking current and current drawn by the processing circuits substantially equals a temporal reference current pattern generated by the reference current pattern generator (col. 1 lines 53-55, Thüringer teaches keeping the measurable power consumption constant.) The concepts and advantages of using a reference pattern is well known and expected in the art. For example, U.S. Patent number US 4212056 describes comparing a detected signal to a reference current pattern to vary the pulse width in a PWM (Pulse Width Modulation) system (see col. 6 lines 45-50). Thus, it would have been obvious to one of ordinary skill

**in the art at the time of the invention to generate a reference current pattern, compare the reference current pattern to another current signal, and modify that current signal to match the reference current pattern because the modified current signal should always be constant (col. 1 lines 52-55, Thüringer teaches that the measurable power consumption, in an ideal case, should always be constant.)**

***Conclusion***

16. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOHN B. KING whose telephone number is (571)270-7310. The examiner can normally be reached on Mon. - Thur. 7:30 AM - 5:00 PM est..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Pham can be reached on (571)272-3689. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

JBK

/Thomas K Pham/  
Supervisory Patent Examiner, Art Unit 4148